Abstract: A multiple-time programmable (MTP) twin-bit memory cell with metal floating gate coupled by n-well program gate is proposed and implemented by standard CMOS logic processes. Equipped with ...
Abstract: Using the precisely measured floating gate capacitance, we were able to extract the absolute values of programming efficiency in the 40-nm SuperFlash® memory cells at different voltage and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results